版權(quán)說(shuō)明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)
文檔簡(jiǎn)介
折疊式級(jí)聯(lián)運(yùn)放的仿真折疊式級(jí)聯(lián)運(yùn)放的仿真TheTypicalPerformanceofOp-AmpOpen-LoopDifferentialGain(AV)Common-modeRejectionRatio(CMRR)PowerSignalRejectionRatio(PSRR)PhaseMargin(PM)InputCommonModeRange(ICMR)OutputSwingRange(OSR)Input/OutputImpedance(CIN/ROUT)SlewRateNoiseTheTypicalPerformanceofOp-TheSchematicofFoldedCascodeOp-AmpInordertodeceasethepowerConsumption,IBIASisonly30nA.
TheSchematicofFoldedCascodCreateSchematicandSymbolinSpectreTocreateasymbolofaschematic:FromDesign->CreateCellview->FromCellviewCreateSchematicandSymbolinOpen-LoopDifferentialGainDCSweepVP-VN(largesignal)ACSweepVP-VNwithfixedfrequency(smallsignal)TwomethodsofsimulatingOpen-LoopDifferentialGainisavailableinADE(AnalogDesignEnvironment)Open-LoopDifferentialGainDCTest-BenchofOpen-LoopDifferentialGain(method1)
DCSweepVP-VN(largesignal)Inthismethod,VP=VCM_IN+x,andVN=VCM_IN-xWhere,VCM_IN
isthecommonvoltage,xisadesignvariables.SetupVNSetupVPTest-BenchofOpen-LoopDifferADEofOpen-LoopDifferentialGain(method1)ToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofOpen-LoopDifferentialWaveformofOpen-LoopDifferentialGain(method1)Where,
DifferentialGainis71.56dBToobtainVCOM_OUT
FromCalculator->SpecialFunctions->ValueVOUT-VCOM_OUTToobtainDCgainFromCalculator->SpecialFunctions->derivWaveformofOpen-LoopDifferenTest-BenchofOpen-LoopDifferentialGain(method2)
ACSweepVP-VNwithfixedfrequencySetupVNSetupVPInthismethod,VP=VCM_IN+x+VAC,andVN=VCM_INWhere,VCM_IN
istheinputcommonvoltage,xisadesignvariables,VACisaACvoltageforACSweep.Test-BenchofOpen-LoopDifferADEofOpen-LoopDifferentialGain(method2)ToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACFixedFreqADEofOpen-LoopDifferentialWaveformofOpen-LoopDifferentialGain(method2)DifferentialGainis65.56dBTheresultsofthetwomethodsaredifferent,Infact,method1ismoreaccurateforDCgain.WaveformofOpen-LoopDifferenCommon-modeRejectionRatio
Youcangetdetailillustrationfrom“CMOSAnalogCircuitDesign”,PhillipE.Allen,OxfordUniversityPress,Inc.Common-modeRejectionRatioYoTest-BenchofCMRRWhere,
VCOM_IN
istheinputcommonvoltage,VACisaACvoltageforACSweep.Test-BenchofCMRRWhere,VCOMADEofCMRRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofCMRRToaddamodelforWaveformofCMRR1/CMRRCMRRToobtainCMRR:FromCalculator->1/x1/CMRRandCMRRplotdirectly.WaveformofCMRR1/CMRRCMRRTooWaveformofCMRRToobtainmagnitudePlotofCMRR:FromCalculator->dB20FrequencyresponseofCMRRTheCMRRis72.14dBatlowfrequencyrange.ToobtainphasePlotofCMRR:FromCalculator->phaseWaveformofCMRRToobtainmagnPowerSignalRejectionRatio
Youcangetdetailillustrationfrom“CMOSAnalogCircuitDesign”,PhillipE.Allen,OxfordUniversityPress,Inc.PowerSignalRejectionRatioYTest-BenchofPSRRWhere,
VACisaACvoltageforACSweep,andVDCisaDCvoltageTest-BenchofPSRRWhere,VACADEofPSRRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofPSRRToaddamodelforWaveformofPSRR1/PSRRPSRRToobtainCMRR:FromCalculator->1/x1/PSRRandPSRRplotdirectly.WaveformofPSRR1/PSRRPSRRTooWaveformofPSRRToobtainmagnitudePlotofPSRR:FromCalculator->dB20FrequencyresponseofPSRRTheCMRRis79.17dBatlowfrequencyrange.ToobtainphasePlotofPSRR:FromCalculator->phaseWaveformofPSRRToobtainmagnPhaseMarginofOpen-loopfrequencyResponse
Where,VCM_INistheinputcommonvoltage,VACisaACvoltageforACSweep,AndCListheloadingcapacitor.PhaseMarginofOpen-loopfreqTest-BenchofPMVCM_INVACThedominantpoleiscontrolledbyCL
infoldedCascodeopamp.Test-BenchofPMVCM_INVACThedADEofPMToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofPMToaddamodelforthWaveformofPMToobtainmagnitudePlotofopen-loop:FromCalculator->dB20open-loopfrequencyresponseThePMis74owhenCLis5pf.ToobtainphasePlotofopen-loop:FromCalculator->phase
Therehavetwopolesinopen-loopfrequencyresponse,oneisthedominantpoleofoutputnet,andtheanotheristhemirrorpolecausedbyactivecurrentmirror.
WaveformofPMToobtainmagnitInputCommon-modeRangeWhere,xisadesignvariablesandCListheloadingcapacitor.InputCommon-modeRangeWhere,Test-BenchofICMRTest-BenchofICMRADEofICMRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofICMRToaddamodelforWaveformofICMRICMRTheinputcommon-moderangeis0~4.2VWaveformofICMRICMRTheinputOutputSwingRangeWhere,VCM_IN
istheinputcommonvoltage,xisadesignvariables.
ToobtainOSROutputSwingRangeWhere,VCM_ITest-BenchofOSRDCSweepVP-VN
Inthismethod,VP=VCM_IN+x,andVN=VCM_IN-xWhere,VCM_IN
isthecommonvoltage,xisadesignvariables.SetupVNSetupVPTest-BenchofOSRDCSweepVPADEofOSRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofOSRToaddamodelforWaveformofOSRYoucangettheleftwaveformfrompage8.OSRTheoutputswingrangeisfrom842.5mVto4.381V.PS:OSRisdependenceofapplicationsandisnotconstant.
WaveformofOSRYoucangeInputCapacitorWhere,VCM_IN
istheinputcommonvoltage,VACisACvoltageforACSweep.
InputCapacitorWhere,VCM_INiTest-BenchofCINVCM_INVACTest-BenchofCINVCM_INVACADEofCINToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofCINToaddamodelfortWaveformofCIN
Theinputcapacitorisapproximateof5pfWaveformofCINTheinputcapaOutputResistanceTheschematicofobtainingopen-loopoutputresistanceRO.TheequivalentmodelbyusingTheveninformOntheopamp.Thus,simulatingROUTandknowingAVallowsonetocalculatetheoutputresistanceROoftheopamp.OutputResistanceTheschematTest-BenchofROUTIOUTVOUT200RR=1GVIN=0VTest-BenchofROUTIOUTVOUT200RADEofROUTToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaTRANSweepFromADE->Analyses->Choose->TRANADEofROUTToaddamodelforWaveformofROUT
IOUTROUTWaveformofROUTIOUTROUTSlewRateTheunity-gainconfigurationplacestheseverestrequirementsonstabilityandslewratebecauseitsfeedbackisthelargest,resultinginthelargestvaluesofloop-gain,andshouldalwaysbeusedasaworst-casemeasurement.SlewRateTheunity-gainTest-benchofSlewRateTheinputstepmagnitudeis2V.Test-benchofSlewRateTheinpADEofSRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaTranFromADE->Analyses->Choose->TranADEofSRToaddamodelfortWaveformofSR
SR=95.1KV/sWaveformofSRSR=95.1KV/sNoiseThermalNoise(A)channelnoise(id)(A)RSnoise(rs)(A)RDnoise(rd)FlickerNoise(fn)NoiseThermalNoiseTest-BenchofNoiseVCM_INVACThedominantpoleiscontrolledbyCL
infoldedCascodeopamp.Test-BenchofNoiseVCM_INVACThADEofNoiseToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaNoiseFromADE->Analyses->Choose->noiseADEofNoiseToaddamodelforWaveformofNoiseOutputnoiseInput-referrednoiseToobtainoutputnoiseandinput-referrednoise:FromADE->results->Directplot->mainformWaveformofNoiseOutputnoiseI折疊式級(jí)聯(lián)運(yùn)放的仿真折疊式級(jí)聯(lián)運(yùn)放的仿真TheTypicalPerformanceofOp-AmpOpen-LoopDifferentialGain(AV)Common-modeRejectionRatio(CMRR)PowerSignalRejectionRatio(PSRR)PhaseMargin(PM)InputCommonModeRange(ICMR)OutputSwingRange(OSR)Input/OutputImpedance(CIN/ROUT)SlewRateNoiseTheTypicalPerformanceofOp-TheSchematicofFoldedCascodeOp-AmpInordertodeceasethepowerConsumption,IBIASisonly30nA.
TheSchematicofFoldedCascodCreateSchematicandSymbolinSpectreTocreateasymbolofaschematic:FromDesign->CreateCellview->FromCellviewCreateSchematicandSymbolinOpen-LoopDifferentialGainDCSweepVP-VN(largesignal)ACSweepVP-VNwithfixedfrequency(smallsignal)TwomethodsofsimulatingOpen-LoopDifferentialGainisavailableinADE(AnalogDesignEnvironment)Open-LoopDifferentialGainDCTest-BenchofOpen-LoopDifferentialGain(method1)
DCSweepVP-VN(largesignal)Inthismethod,VP=VCM_IN+x,andVN=VCM_IN-xWhere,VCM_IN
isthecommonvoltage,xisadesignvariables.SetupVNSetupVPTest-BenchofOpen-LoopDifferADEofOpen-LoopDifferentialGain(method1)ToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofOpen-LoopDifferentialWaveformofOpen-LoopDifferentialGain(method1)Where,
DifferentialGainis71.56dBToobtainVCOM_OUT
FromCalculator->SpecialFunctions->ValueVOUT-VCOM_OUTToobtainDCgainFromCalculator->SpecialFunctions->derivWaveformofOpen-LoopDifferenTest-BenchofOpen-LoopDifferentialGain(method2)
ACSweepVP-VNwithfixedfrequencySetupVNSetupVPInthismethod,VP=VCM_IN+x+VAC,andVN=VCM_INWhere,VCM_IN
istheinputcommonvoltage,xisadesignvariables,VACisaACvoltageforACSweep.Test-BenchofOpen-LoopDifferADEofOpen-LoopDifferentialGain(method2)ToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACFixedFreqADEofOpen-LoopDifferentialWaveformofOpen-LoopDifferentialGain(method2)DifferentialGainis65.56dBTheresultsofthetwomethodsaredifferent,Infact,method1ismoreaccurateforDCgain.WaveformofOpen-LoopDifferenCommon-modeRejectionRatio
Youcangetdetailillustrationfrom“CMOSAnalogCircuitDesign”,PhillipE.Allen,OxfordUniversityPress,Inc.Common-modeRejectionRatioYoTest-BenchofCMRRWhere,
VCOM_IN
istheinputcommonvoltage,VACisaACvoltageforACSweep.Test-BenchofCMRRWhere,VCOMADEofCMRRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofCMRRToaddamodelforWaveformofCMRR1/CMRRCMRRToobtainCMRR:FromCalculator->1/x1/CMRRandCMRRplotdirectly.WaveformofCMRR1/CMRRCMRRTooWaveformofCMRRToobtainmagnitudePlotofCMRR:FromCalculator->dB20FrequencyresponseofCMRRTheCMRRis72.14dBatlowfrequencyrange.ToobtainphasePlotofCMRR:FromCalculator->phaseWaveformofCMRRToobtainmagnPowerSignalRejectionRatio
Youcangetdetailillustrationfrom“CMOSAnalogCircuitDesign”,PhillipE.Allen,OxfordUniversityPress,Inc.PowerSignalRejectionRatioYTest-BenchofPSRRWhere,
VACisaACvoltageforACSweep,andVDCisaDCvoltageTest-BenchofPSRRWhere,VACADEofPSRRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofPSRRToaddamodelforWaveformofPSRR1/PSRRPSRRToobtainCMRR:FromCalculator->1/x1/PSRRandPSRRplotdirectly.WaveformofPSRR1/PSRRPSRRTooWaveformofPSRRToobtainmagnitudePlotofPSRR:FromCalculator->dB20FrequencyresponseofPSRRTheCMRRis79.17dBatlowfrequencyrange.ToobtainphasePlotofPSRR:FromCalculator->phaseWaveformofPSRRToobtainmagnPhaseMarginofOpen-loopfrequencyResponse
Where,VCM_INistheinputcommonvoltage,VACisaACvoltageforACSweep,AndCListheloadingcapacitor.PhaseMarginofOpen-loopfreqTest-BenchofPMVCM_INVACThedominantpoleiscontrolledbyCL
infoldedCascodeopamp.Test-BenchofPMVCM_INVACThedADEofPMToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofPMToaddamodelforthWaveformofPMToobtainmagnitudePlotofopen-loop:FromCalculator->dB20open-loopfrequencyresponseThePMis74owhenCLis5pf.ToobtainphasePlotofopen-loop:FromCalculator->phase
Therehavetwopolesinopen-loopfrequencyresponse,oneisthedominantpoleofoutputnet,andtheanotheristhemirrorpolecausedbyactivecurrentmirror.
WaveformofPMToobtainmagnitInputCommon-modeRangeWhere,xisadesignvariablesandCListheloadingcapacitor.InputCommon-modeRangeWhere,Test-BenchofICMRTest-BenchofICMRADEofICMRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofICMRToaddamodelforWaveformofICMRICMRTheinputcommon-moderangeis0~4.2VWaveformofICMRICMRTheinputOutputSwingRangeWhere,VCM_IN
istheinputcommonvoltage,xisadesignvariables.
ToobtainOSROutputSwingRangeWhere,VCM_ITest-BenchofOSRDCSweepVP-VN
Inthismethod,VP=VCM_IN+x,andVN=VCM_IN-xWhere,VCM_IN
isthecommonvoltage,xisadesignvariables.SetupVNSetupVPTest-BenchofOSRDCSweepVPADEofOSRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofOSRToaddamodelforWaveformofOSRYoucangettheleftwaveformfrompage8.OSRTheoutputswingrangeisfrom842.5mVto4.381V.PS:OSRisdependenceofapplicationsandisnotconstant.
WaveformofOSRYoucangeInputCapacitorWhere,VCM_IN
istheinputcommonvoltage,VACisACvoltageforACSweep.
InputCapacitorWhere,VCM_INiTest-BenchofCINVCM_INVACTest-BenchofCINVCM_INVACADEofCINToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofCINToaddamodelfortWaveformofCIN
Theinputcapacitorisapproximateof5pfWaveformofCINTheinputcapaOutputResistanceTheschematicofobtainingopen-loopoutputresistanceRO.TheequivalentmodelbyusingTheveninformOn
溫馨提示
- 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
- 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒(méi)有圖紙預(yù)覽就沒(méi)有圖紙。
- 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
- 5. 人人文庫(kù)網(wǎng)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
- 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
- 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。
最新文檔
- 2025建筑施工合同風(fēng)險(xiǎn)的分析和對(duì)策
- 2025合同模板舞臺(tái)設(shè)備租賃合同范文范本
- 2025人民防空工程租賃使用合同示范
- 詩(shī)歌創(chuàng)作的靈感挖掘與表達(dá)技巧
- 民族藥理學(xué)視角下的少數(shù)民族醫(yī)藥研究進(jìn)展
- 2024年留置針項(xiàng)目資金申請(qǐng)報(bào)告
- 科技賦能現(xiàn)代小區(qū)的智能安防系統(tǒng)設(shè)計(jì)與應(yīng)用研究
- 游泳教育中的法律責(zé)任與風(fēng)險(xiǎn)控制
- 3D打印行業(yè)報(bào)告:消費(fèi)電子鈦浪起3D打印黎明至
- 二零二五年度物聯(lián)網(wǎng)大數(shù)據(jù)通信接入合同3篇
- 2024年湖南高速鐵路職業(yè)技術(shù)學(xué)院高職單招數(shù)學(xué)歷年參考題庫(kù)含答案解析
- 2024年國(guó)家工作人員學(xué)法用法考試題庫(kù)及參考答案
- 國(guó)家公務(wù)員考試(面試)試題及解答參考(2024年)
- 《阻燃材料與技術(shù)》課件 第6講 阻燃纖維及織物
- 同等學(xué)力英語(yǔ)申碩考試詞匯(第六版大綱)電子版
- 人教版五年級(jí)上冊(cè)遞等式計(jì)算100道及答案
- 墓地個(gè)人協(xié)議合同模板
- 2024年部編版初中語(yǔ)文各年級(jí)教師用書(shū)七年級(jí)(上冊(cè))
- 2024年新課標(biāo)全國(guó)Ⅰ卷語(yǔ)文高考真題試卷(含答案)
- 湖南省退休人員節(jié)日慰問(wèn)政策
- QB/T 5998-2024 寵物尿墊(褲)(正式版)
評(píng)論
0/150
提交評(píng)論