筆記本電路圖仁寶compal la8061p r_第1頁
筆記本電路圖仁寶compal la8061p r_第2頁
筆記本電路圖仁寶compal la8061p r_第3頁
筆記本電路圖仁寶compal la8061p r_第4頁
筆記本電路圖仁寶compal la8061p r_第5頁
已閱讀5頁,還剩43頁未讀, 繼續(xù)免費(fèi)閱讀

下載本文檔

版權(quán)說明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)

文檔簡(jiǎn)介

1、ABCDE11Compal 22QAL30 ProjectLA-8061PREV 0.4Schematic33Intel Ivy Bridge/Panther Point2012-01-13Rev. 0.444Date:Friiiday, January 13, 2012Sheet1of46ERev 0.1Document NumberQAL30 LA-8061P MBSiiize CustomTHIIIS SHEET OF ENGIIINEERIIING DRAWIIING IIIS THE PROPRIIIETARY PROPERTY OF COMPAL ELECTRONIIICS, II

2、INC. AND CONTAIIINSAND TRADE SECRET IIINFORMATIIION. THIIIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIIIVIIISIIION OF R&D DEPARTMENT EXCEPT AS AUTHORIIIZED BY COMPAL ELECTRONIIICS, IIINC. NEIIITHER THIIIS SHEET NOR THE IIINFORMATIIION IIIT CONTAIIINS MAY BE USED BY OR DISD

3、TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.Cover SheetTiiitllle2012/12/31Deciphered Date2011/05/23Issued DateCompal Electronics, Inc.Compal Secret DataSecurity ClassificationABCD54321Mobile Ivy BridgeCPU Dual / Quad Core Socket-rPGA98937.5mm*37.5mmpage 4,5,6,7,8,9Mem

4、ory BUS(DDRIII)Dual Channel1.5V DDRIII 1333/1600204pin DDRIII-SO-DIMM X2BANK 0, 1, 2, 3page 10,11Compal M Name : QAL30 File Name : LA-8061PR01DDFDI x8(UMA)100MHz2.7GT/sDMI x4100MHz5GB/sCRTUSB5V 480MbpsLVDSPCI-Express (PCIE 2.5GT/s)port 2100MHzSATA port 05V (6Gb/s)port 1SATA port 25V 1.5GHz(150MB/s)H

5、D Audio 3.3V 24.576MHz/48MhzLPC BUS33MHzpage 29(Co-Lay KB930)ENE KB9012HDA CodecALC259page 25RJ45page 24BIOS ROMpage 30SATA ODDpage 27RTL8111E 1GPCIe port 1page 24USB port 13PCIe port 2page 23PCIeMini CardWLAN & BT 2.0SATA HDDpage 27page 12,13,14,15,16,17,18,19Intel Panther PointPCBGA98925mm*25m

6、mCRT Conn.page 21Conn.page 22LVDS Conn.page 20RTS5129 3IN1USB port 11page 26Int. CameraUSB port 10page 20USB/B RightUSB port 4,9page 26CCpage 26SPK CONNpage 26HP CONNpage 25MIC CONNpage 25Int.MIC CONNBBTouch Padpage 26Int.KBDpage 32CPU XDPpage 5USB/Bpage 26RTC CKT.page 12TiiitllleBlock DiagramsRev 0

7、.1QAL30 LA-8061P MBDocument NumberSiiizeTHIIIS SHEET OF ENGIIINEERIIING DRAWIIING IIIS THE PROPRIIIETARY PROPERTY OF COMPAL ELECTRONIIICS, IIINC. AND CONTAIIINSAND TRADE SECRET IIINFORMATIIION. THIIIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIIIVIIISIIION OF R&D DEPARTMENT

8、EXCEPT AS AUTHORIIIZED BY COMPAL ELECTRONIIICS, IIINC. NEIIITHER THIIIS SHEET NOR THE IIINFORMATIIION IIIT CONTAIIINS MAY BE USED BY OR DISD TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.2012/12/31Deciphered Date2011/05/23Issued DateCompal Electronics, Inc.Compal Secret

9、 DataSecurity ClassificationDC/DC Interface CKT.page 34Power/Bpage 31PCH XDPpage 12AAFan Controlpage 31Power Circuit DC/DCpage 3544Date:Wednesday, December 21, 2011Sheet2of46154325432154321Vcc3.3V +/- 5%Ra100K +/- 5%Board IDRbVAD_BID minVAD_BID typVAD_BID max000 V0V0V18.2K +/- 5%0.168V0.250 V0.362 V

10、218K +/- 5%0.436 V0.503 V0.538 V333K +/- 5%0.712 V0.819V0.875V456K +/- 5%1.036 V1.185 V1.264 V5100K +/- 5%1.453 V1.650V1.759V6200K +/- 5%1.935 V2.200 V2.341 V7NC2.500 V3.300 V3.300 VBoard ID Table for AD channelDSMBUS Control TableBOARD ID TablePCHUSB PORT#DESTINATION0USB2/3 (Left Hand dise front)1U

11、SB2/3 (Left Hand dise back)2None3None4USB2 (Right Hand side front)5None6None7None8None9USB2 (Left Hand side back)10CAMERA11Carder12None13BT CombBoard IDPCB Revision0QAL301234567DSOURCEMINI1BATT0001 011x bSODIMM1001 000x bSODIMM1001 010x bPCHEC_SMB_CK1 EC_SMB_DA1KB930 KB9012XVXXXEC_SMB_CK2 EC_SMB_DA2

12、KB930 KB9012XXXXVPCH_SMBCLK PCH_SMBDATAPCHVXVVPCH_SML1CLK PCH_SML1DATAPCHXXXXCLKOUTDESTINATIONPCI0PCH_LOOPBACKPCI1ECPCI2TPMPCI3NonePCI4NoneCCOPTIMUS: XDP/DDIFFERENTIALDESTINATIONFLEX CLOCKSDESTINATIONCLKOUT_PCIE0LANCLKOUTFLEX0NoneCLKOUT_PCIE1WLANCLKOUTFLEX1NoneCLKOUT_PCIE2NoneCLKOUTFLEX2NoneCLKCLKOU

13、T_PCIE3NoneCLKOUTFLEX3NoneCLKOUT_PCIE4NoneCLKOUT_PCIE5NoneSymbol Note :CLKOUT_PCIE6None: means Digital GroundCLKOUT_PCIE7NoneCLKOUT_PEG_AVGA: means Analog GroundCLKOUT_PEG_BNoneSATADESTINATIONSATA0HDDSATA1NoneSATA2ODDSATA3NoneSATA4NoneSATA5NonePCI EXPRESSDESTINATIONLane 1LANLane 2WLANLane 3NoneLane

14、4NoneLane 5NoneLane 6NoneLane 7NoneLane 8NoneBBSecurity ClassificationIssued Date2011/05/23Compal Secret DataDeciphered Date2012/12/31TiiitllleCompal Electronics, Inc.Notes ListTHIIIS SHEET OF ENGIIINEERIIING DRAWIIING IIIS THE PROPRIIIETARY PROPERTY OF COMPAL ELECTRONIIICS, IIINC. AND CONTAIIINSAND

15、 TRADE SECRET IIINFORMATIIION. THIIIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIIIVIIISIIION OF R&D DEPARTMENT EXCEPT AS AUTHORIIIZED BY COMPAL ELECTRONIIICS, IIINC. NEIIITHER THIIIS SHEET NOR THE IIINFORMATIIION IIIT CONTAIIINSSiiize Document NumberCustomMAY BE USED BY OR

16、DISD TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.Date:QAL30 LA-8061P MBWednesday, December 21, 2011Sheet3ofRev0.146AA54321+V1.05S_V RC124.9_0402_1%JCPU1A14 DMI_CRX_PTX_N014 DMI_CRX_PTX_N114 DMI_CRX_PTX_N214 DMI_CRX_PTX_N3B27B25 A25 B24J22J21 H22PEG_COMP14 DMI_CRX_PTX_

17、P014 DMI_CRX_PTX_P114 DMI_CRX_PTX_P214 DMI_CRX_PTX_P3B28B26 A24 B2314 DMI_CTX_PRX_N014 DMI_CTX_PRX_N114 DMI_CTX_PRX_N214 DMI_CTX_PRX_N3G21E22 F21 D2114 DMI_CTX_PRX_P014 DMI_CTX_PRX_P114 DMI_CTX_PRX_P214 DMI_CTX_PRX_P3G22D22 F20 C21K33M35 L34 J35 J32 H34 H31 G33 G30 F35 E34 E32 D33 D31 B33 C3214 FDI_

18、CTX_PRX_N014 FDI_CTX_PRX_N114 FDI_CTX_PRX_N214 FDI_CTX_PRX_N314 FDI_CTX_PRX_N414 FDI_CTX_PRX_N514 FDI_CTX_PRX_N614 FDI_CTX_PRX_N7FDI_CTX_PRX_N0 A21 FDI_CTX_PRX_N1 H19 FDI_CTX_PRX_N2 E19 FDI_CTX_PRX_N3 F18 FDI_CTX_PRX_N4 B21 FDI_CTX_PRX_N5 C20 FDI_CTX_PRX_N6 D18 FDI_CTX_PRX_N7 E1714 FDI_CTX_PRX_P014

19、FDI_CTX_PRX_P114 FDI_CTX_PRX_P214 FDI_CTX_PRX_P314 FDI_CTX_PRX_P414 FDI_CTX_PRX_P514 FDI_CTX_PRX_P614 FDI_CTX_PRX_P7FDI_CTX_PRX_P0 A22 FDI_CTX_PRX_P1 G19 FDI_CTX_PRX_P2 E20 FDI_CTX_PRX_P3 G18 FDI_CTX_PRX_P4 B20 FDI_CTX_PRX_P5 C19 FDI_CTX_PRX_P6 D19 FDI_CTX_PRX_P7 F17J33L35 K34 H35 H32 G34 G31 F33 F3

20、0 E35 E33 F32 D34 E31 C33 B3214 FDI_FSYNC014 FDI_FSYNC1FDI_FSYNC0FDI_FSYNC1J18J1714 FDI_INTFDI_INTH2014 FDI_LSYNC014 FDI_LSYNC1FDI_LSYNC0FDI_LSYNC1J19H17M29M32 M31 L32 L29 K31 K28 J30 J28 H29 G27 E29 F27 D28 F26 E25A18A17 B16RC224.9_0402_1%EDP_COMPC15D15EDP_HPD#10K_0402_5% RC8C17F16 C16 G15C18 E16 D

21、16 F15M28M33 M30 L31 L28 K30 K27 J29 J27 H28 G28 E28 F28 D27 E26 D25eDP_TX0eDP_TX1 eDP_TX2 eDP_TX3eDP_TX#0 eDP_TX#1 eDP_TX#2 eDP_TX#3eDP_AUXeDP_AUX#eDP_COMPIOeDP_ICOMPO eDP_HPD#FDI0_TX0FDI0_TX1 FDI0_TX2 FDI0_TX3 FDI1_TX0 FDI1_TX1 FDI1_TX2 FDI1_TX3FDI0_FSYNC FDI1_FSYNCFDI_INTFDI0_LSYNC FDI1_LSYNCFDI0

22、_TX#0FDI0_TX#1 FDI0_TX#2 FDI0_TX#3 FDI1_TX#0 FDI1_TX#1 FDI1_TX#2 FDI1_TX#3PEG_RX#0PEG_RX#1 PEG_RX#2 PEG_RX#3 PEG_RX#4 PEG_RX#5 PEG_RX#6 PEG_RX#7 PEG_RX#8 PEG_RX#9 PEG_RX#10 PEG_RX#11 PEG_RX#12 PEG_RX#13 PEG_RX#14 PEG_RX#15PEG_RX0 PEG_RX1 PEG_RX2 PEG_RX3 PEG_RX4 PEG_RX5 PEG_RX6 PEG_RX7 PEG_RX8 PEG_RX

23、9 PEG_RX10 PEG_RX11 PEG_RX12 PEG_RX13 PEG_RX14 PEG_RX15PEG_TX#0 PEG_TX#1 PEG_TX#2 PEG_TX#3 PEG_TX#4 PEG_TX#5 PEG_TX#6 PEG_TX#7 PEG_TX#8 PEG_TX#9 PEG_TX#10 PEG_TX#11 PEG_TX#12 PEG_TX#13 PEG_TX#14 PEG_TX#15PEG_TX0 PEG_TX1 PEG_TX2 PEG_TX3 PEG_TX4 PEG_TX5 PEG_TX6 PEG_TX7 PEG_TX8 PEG_TX9 PEG_TX10 PEG_TX1

24、1 PEG_TX12 PEG_TX13 PEG_TX14 PEG_TX15PEG_ICOMPIPEG_ICOMPO PEG_RCOMPODMI_RX#0 DMI_RX#1 DMI_RX#2 DMI_RX#3DMI_RX0 DMI_RX1 DMI_RX2 DMI_RX3DMI_TX#0 DMI_TX#1 DMI_TX#2 DMI_TX#3DMI_TX0 DMI_TX1 DMI_TX2 DMI_TX3PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical im

25、pedance = 43 mohmsPEG_ICOMPO signals should be routed with - max length = 500 mils- typical impedance = 14.5 mohmsDMIT35VSS161VSS234VSS162VSS235VSS163VSS236VSS164VSS237VSS165VSS238VSS166VSS239VSS167VSS240VSS168VSS241VSS169VSS242VSS170VSS243VSS171VSS244VSS172VSS245VSS173VSS246VSS174VSS247VSS175VSS248

26、VSS176VSS249VSS177VSS250VSS178VSS251VSS179VSS252VSS180VSS253VSS181VSS254VSS182VSS255VSS183VSS256VSS184VSS257VSS185VSS258VSS186VSS259VSS187VSS260VSS188VSS261VSS189VSS262VSS190VSS263VSS191VSS264VSS192VSS265VSS193VSS266VSS194VSS267VSS195VSSVSS268VSS196VSS269VSS197VSS270VSS198VSS271VSS199VSS272VSS200VSS

27、273VSS201VSS274VSS202VSS275VSS203VSS276VSS204VSS277VSS205VSS278VSS206VSS279VSS207VSS280VSS208VSS281VSS209VSS282VSS210VSS283VSS211VSS284VSS212VSS285VSS213 VSS214 VSS215 VSS216 VSS217 VSS218 VSS219 VSS220 VSS221 VSS222 VSS223 VSS224 VSS225 VSS226 VSS227 VSS228 VSS229 VSS230 VSS231 VSS232 VSS233F22T34F

28、19T33E30T32E27T31E24T30E21T29E18T28E15T27E13T26E10P9E9P8E8P6E7P5E6P3E5P2E4N35E3N34E2N33E1N32D35N31D32N30D29N29D26N28D20N27D17N26C34M34C31L33C28L30C27L27C25L9C23L8C10L6C1L5B22L4B19L3B17L2B15L1B13K35B11K32B9K29B8K26B7J34B5J31B3H33B2H30A35H27A32H24A29H21A26H18A23H15A20H13A3H10H9H8H7H6H5H4H3H2H1G35G32G2

29、9G26G23G20G17G11F34F31F29JCPU1IDate:Friiiday, January 13, 2012Sheet5of4654321DC+V1.05S_V+V1.05S_VBeDPTYCO_2013620-2_IVY BRIDGE CONNDCBTYCO_2013620-2_IVY BRIDGE CONNIntel(R) FDIPCI EXPRESS* - GRAPHICSTiiitllleTHIIIS SHEET OF ENGIIINEERIIING DRAWIIING IIIS THE PROPRIIIETARY PROPERTY OF COMPAL ELECTRON

30、IIICS, IIINC. AND CONTAIIINSAND TRADE SECRET IIINFORMATIIION. THIIIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIIIVIIISIIION OF R&D DEPARTMENT EXCEPT AS AUTHORIIIZED BY COMPAL ELECTRONIIICS, IIINC. NEIIITHER THIIIS SHEET NOR THE IIINFORMATIIION IIIT CONTAIIINSPROCESSOR(1/6)

31、DMI,FDI,PEGSiiizeCustomMAY BE USED BY OR DISD TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.Rev 0.1Document NumberQAL30 LA-8061P MB2012/12/31Deciphered Date2011/05/23Issued DateCompal Electronics, Inc.Compal Secret DataSecurity ClassificationAA5432114 SYSTEM_PWROK+3VS+3

32、V_PCH+3VS+3V_PCHCC33 0.1U_0402_16V4Z+1.5V_CPU_VDDQRC15 200_0402_1%DRC11 200_0402_1%RC12 0_0402_5% 35 RC13 10K_0402_5%1 BUC1RC14 200_0402_1%DG VCCVDDPWRGOOD14 PM_DRAM_PWRGDRC21D_PWGY 420_0402_5%A MC74VHC1G09DFT2G_SC70-5 RC2539_0402_1%9,34 RUN_ON_CPU1.5VS3#RC17 0_0402_5%2G QC2SSM3K7002FU_SC70-31 D34,4

33、0SUSP RC16 S 30_0402_5%+3VS+V1.05S_VCC36 0.1U_0402_16V4ZRC38 75_0402_5% 3 G P 5 1CCNCUC2RC3515,23,24,28,29 PLT_RST#2 AY 4 BUFO_CPU_RST#43_0402_1%BUF_CPU_RST#JCPU1BSN74LVC1G07DCKR_SC70-5 RC400_0402_5%16 H_SNB_IVB# C26PROC_SELECT#BCLK BCLK#A28 A27T504 T505 CLK_CPU_DMI 13PU/PD for JTAG signals+V1.05S_V

34、 XDP_TMS_R 51_0402_5% RC46 XDP_TDI_R 51_0402_5% RC47 XDP_PREQ#_R 51_0402_5% RC48 XDP_TDO_R 51_0402_5% RC49 XDP_TCK_R 51_0402_5% RC53 XDP_TRST#_R 51_0402_5% RC55CLK_CPU_DMI# 13MISCT0501 H_CATERR#AN34AL33SKTOCC#THERMALCATERR#DPLL_REF_CLK DPLL_REF_CLK#A16 CLK_CPU_DPLL_R RC371K_0402_5% A15 CLK_CPU_DPLL#

35、_R RC411K_0402_5%+V1.05S_VCLOCKSH_CPUPWRGD10K_0402_5%RC4516,29 H_PECIRC42AN33PECISM_DRAMRST# R8H_DRAMRST#H_DRAMRST# 6DDR3 Compensation Signals29,35 H_PROCHOT#H_PROCHOT#_RAL32PROCHOT#SM_RCOMP0AK1 SM_RCOMP0 SM_RCOMP0 140_0402_1% RC56B16 H_THERMTRIP#56_0402_5%H_THERMTRIP#AN32THERMTRIP#SM_RCOMP1 SM_RCOM

36、P2PRDY#A5 A4DDR3 MISCAP29 SM_RCOMP1 SM_RCOMP2 XDP_PRDY#_R SM_RCOMP1 25.5_0402_1% SM_RCOMP2 200_0402_1% RC59BRC6114 H_PM_SYNC16 H_CPUPWRGDVDDPWRGOODRC58 130_0402_1%VDDPWRGOOD_RBUF_CPU_RST#AM34AP33V8AR33PM_SYNCUNCOREPWRGOODSM_DRAMPWROKRESET#PREQ#PWR MANAGEMENTBPMTCK TMS TRST#&TDI TDOJTAGDBR#BPM#0

37、BPM#1 BPM#2 BPM#3 BPM#4 BPM#5 BPM#6 BPM#7AP27 XDP_PREQ#_R AR26 XDP_TCK_R AR27 XDP_TMS_R AP30 XDP_TRST#_R AR28 XDP_TDI_R AP26 XDP_TDO_R AL35 XDP_DBRESET# AT28AR29 AR30 AT30 AP32 AR31 AT31 AR32A ATYCO_2013620-2_IVY BRIDGE CONNSecurity Classification Issued Date2011/05/23Compal Secret DataDeciphered Da

38、te2012/12/31TiiitllleCompal Electronics, Inc.PROCESSOR(2/6) PM,XDP,CLKTHIIIS SHEET OF ENGIIINEERIIING DRAWIIING IIIS THE PROPRIIIETARY PROPERTY OF COMPAL ELECTRONIIICS, IIINC. AND CONTAIIINSSiiize Document NumberRevProcessor Pullups+V1.05S_VH_PROCHOT#RC4462_0402_5%AND TRADE SECRET IIINFORMATIIION. T

39、HIIIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIIIVIIISIIION OF R&DDEPARTMENT EXCEPT AS AUTHORIIIZED BY COMPAL ELECTRONIIICS, IIINC. NEIIITHER THIIIS SHEET NOR THE IIINFORMATIIION IIIT CONTAIIINS MAY BE USED BY OR DISD TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COM

40、PAL ELECTRONICS, INC.Custom QAL30 LA-8061P MB0.154321JCPU1CSB_CLK0SB_CLK#0 SB_CKE0JCPU1DDate:Friiiday, January 13, 2012Sheet7of465432110 DDR_A_D0.63DCSA_CLK0SA_CLK#0 SA_CKE0MEMORYADDR_A_D0 DDR_A_D1 DDR_A_D2 DDR_A_D3 DDR_A_D4 DDR_A_D5 DDR_A_D6 DDR_A_D7 DDR_A_D8 DDR_A_D9 DDR_A_D10 DDR_A_D11 DDR_A_D12

41、DDR_A_D13 DDR_A_D14 DDR_A_D15 DDR_A_D16 DDR_A_D17 DDR_A_D18 DDR_A_D19 DDR_A_D20 DDR_A_D21 DDR_A_D22 DDR_A_D23 DDR_A_D24 DDR_A_D25 DDR_A_D26 DDR_A_D27 DDR_A_D28 DDR_A_D29 DDR_A_D30 DDR_A_D31 DDR_A_D32 DDR_A_D33 DDR_A_D34 DDR_A_D35 DDR_A_D36 DDR_A_D37 DDR_A_D38 DDR_A_D39 DDR_A_D40 DDR_A_D41 DDR_A_D42

42、DDR_A_D43C5 D5 D3 D2 D6 C6 C2 C3 F10 F8 G10 G9 F9 F7 G8 G7 K4 K5 K1 J1 J5 J4 J2 K2 M8 N10 N8 N7 M10 M9 N9 M7 AG6 AG5 AK6 AK5 AH5 AH6 AJ5 AJ6 AJ8 AK8 AJ9 AK9AB6 AA6 V9AA5 AB5 V10AB4 AA4 W9AB3 AA3 W10AK3 AL3 AG1 AH1AH3 AG3 AG2 AH2SA_CLK1SA_CLK#1 SA_CKE1RSVD_TP1 RSVD_TP2 RSVD_TP3RSVD_TP4 RSVD_TP5 RSVD_

43、TP6SA_CS#0 SA_CS#1 RSVD_TP7 RSVD_TP8SA_ODT0 SA_ODT1 RSVD_TP9 RSVD_TP10SA_DQS#0 SA_DQS#1 SA_DQS#2 SA_DQS#3 SA_DQS#4 SA_DQS#5 SA_DQS#6 SA_DQS#7SA_DQS0 SA_DQS1 SA_DQS2 SA_DQS3 SA_DQS4 SA_DQS5 SA_DQS6 SA_DQS7SA_DQ0SA_DQ1 SA_DQ2 SA_DQ3 SA_DQ4 SA_DQ5 SA_DQ6 SA_DQ7 SA_DQ8 SA_DQ9 SA_DQ10 SA_DQ11 SA_DQ12 SA_

44、DQ13 SA_DQ14 SA_DQ15 SA_DQ16 SA_DQ17 SA_DQ18 SA_DQ19 SA_DQ20 SA_DQ21 SA_DQ22 SA_DQ23 SA_DQ24 SA_DQ25 SA_DQ26 SA_DQ27 SA_DQ28 SA_DQ29 SA_DQ30 SA_DQ31 SA_DQ32 SA_DQ33 SA_DQ34 SA_DQ35 SA_DQ36 SA_DQ37 SA_DQ38 SA_DQ39 SA_DQ40 SA_DQ41 SA_DQ42 SA_DQ43 SA_DQ44 SA_DQ45 SA_DQ46 SA_DQ47 SA_DQ48 SA_DQ49 SA_DQ50 SA_DQ51 SA_DQ52 SA_DQ53 SA_DQ54 SA_DQ55 SA_DQ56 SA_DQ57 SA_DQ58 SA_DQ59 SA_DQ60 SA_DQ61SA_DQ62SA_DQ63SYSTEMC4 G6 J3 M6 AL6 AM8 AR12DDR_A_DQS#0 DDR_A_DQS#1 DDR_A_DQS#2 DDR_A_DQS#3 DDR_A_DQS#4 DDR_A_DQS#5 DDR_A_DQS#6DDRA_CLK0 10DDRA_CLK0# 10DDRA_CKE0 10DDRA_CLK1 10DDRA_CLK1# 10DDRA_CKE1 1

溫馨提示

  • 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫網(wǎng)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。

最新文檔

評(píng)論

0/150

提交評(píng)論