復(fù)旦考研課件數(shù)字電路設(shè)計chapter

JanM.RabaeyAnanthaChandrakasanBorivojeNikolic半導(dǎo) 12/4,?DigitalIntegrated Chapter器電案例?DigitalIntegrated bleMask-bleMask-Read-WriteRead-Write?DigitalIntegrated MWordWordWordWordWordWordWordN2WordN2

A

MWordWordWordWordWordN2WordN2

SN2SN2

AK2K5(Mbits)NxM陣列

(Mbits) K=logN個字=N個選擇信 ?DigitalIntegrated 問題寬AK1AL2

2L2

Bit

StorageWordSenseamplifiers/Senseamplifiers/Row

輸出幅度放大至AAK2

Column(Mbits)

選擇正確的?DigitalIntegrated

Block Block

BlockP2GlobaldataBlock優(yōu)點

每次選址僅一個塊被激活=>節(jié)約了功?DigitalIntegrated

I/OData(64I/O

CAMAddressAddressPriority2words364?DigitalIntegrated 1

0

MOSROM MOSROM?DigitalIntegrated MOSOR

Pull-down

?DigitalIntegrated MOSNORPull-up

?DigitalIntegrated MOSNORROM

Cell(9.5x僅使用有源區(qū)編Metal1on?DigitalIntegrated MOSNORROMCell(11僅使用接觸孔層Metal1on?DigitalIntegrated MOSNAND

Pull-up除了被選行外的所有字線默認(rèn)?DigitalIntegrated

VDD較之NORROMVDD較之NORROM僅使用金屬1Metal1on?DigitalIntegrated NANDROMCell(5x僅使用注入層編 Metal1on?DigitalIntegrated MOSNORROM等效瞬態(tài)CC線電容和門線電電阻不是主要的漏和柵漏?DigitalIntegrated MOSNANDROM等效瞬態(tài)電阻由堆疊晶體管漏/源和完整門電?DigitalIntegrated 逐步 PolysiliconwordMetalwordDrivingthewordlinefrombothMetal K

UsingametalUse

Polysiliconword?DigitalIntegrated 預(yù)充電MOSNORf

PrechargeWLWLWLWL

BL BL BL BLPMOS預(yù)充電器件可以根據(jù)需要做的很大但時鐘驅(qū)動的設(shè)計也相應(yīng)變 ?DigitalIntegrated 浮柵(Floating-gate)晶體管

Floating

DGSDeviceDGS

Schematic?DigitalIntegrated 20 0 51010520SD-50SD-2.55SD

voltageleavescharge

Programmingresultshigher?DigitalIntegrated “0”“0”-“1”-“ON“ ?DigitalIntegrated FLOTOXFloating

p10-1010I-V?DigitalIntegrated EEPROMWL ?DigitalIntegrated

很難絕對控制擦除后晶體管可能被雙晶體管單FlashControln1

Thintunnelingn1Manyotheroptions?DigitalIntegrated Cross-sectionsofNVM?DigitalIntegrated Courtesy

NANDFlash源(Diff.?DigitalIntegrated

Courtesy

?DigitalIntegrated 器有電源數(shù)據(jù)就(6管快差要求定期(1-3管慢單?DigitalIntegrated 6管CMOSSRAMMM5QMQM6MM?DigitalIntegrated CMOSSRAM分析(讀MMQ=MQ=M?DigitalIntegrated CMOSSRAM分析(讀1VoltageVoltageRise0

11.2 CellRatio?DigitalIntegrated CMOSSRAM分析(寫Q=Q=VBL=?DigitalIntegrated CMOSSRAM分析(寫?DigitalIntegrated 6管SRAM

WL ?DigitalIntegrated -負(fù)載SRAMM3QQMM1M2?DigitalIntegrated SRAM?DigitalIntegrated 3-管DRAM

M

MM

BLBL

VDD-

VDD-器件比非破壞性寫入的值1 在節(jié)電 ?DigitalIntegrated 3-DRAM—?DigitalIntegrated 1-管DRAM

Write Read

M VDD

VDD2

讀:電荷在位線 V=VBL–VPRE

VBIT–

CS+?DigitalIntegrated 1管DRAM的每根位線都需要一個靈敏放大器原因是電荷重1管DRAM的讀出是破壞性的需要采用讀刷新保證操作的正和3管單元不同的是,1管單元的設(shè)計必須明確存在一個附加的寫“1”時,閾值電壓會丟失.因此要使字線自舉電壓超過?DigitalIntegrated SenseampWordlinet?DigitalIntegrated 1-TDRAMMetalword

Inversioninducedte

Field

bit

M1Cross- 采用多晶硅-有源區(qū)電容，面積代價?DigitalIntegrated ?DigitalIntegrated Advanced1TDRAMWordlineInsulatingLayer

Capacitordielectric teCapacitorStorageNodePoly

RefillingSi

Transfer

StorageTrench Stacked-capacitor?DigitalIntegrated 譯靈敏放輸入/輸出控制/?DigitalIntegrated Collectionof2McomplexlogicgatesOrganizedinregularanddensefashion(N)ANDNOR?DigitalIntegrated Multi-stageimplementationimproves??WLWLA2AAA0AAA2AAA0AAAA1A A A

A3A A

??A

NANDdecoder2-inputpre-?DigitalIntegrated Precharge

VDD

2-inputNOR

2-inputNAND?DigitalIntegrated BL BL AA0DAdvantages:speed(tpddoesnotaddtooverallmemoryaccessOnlyoneextratransistorinsignal?DigitalIntegrated BL BL BL BLAAA1ADNumberofdevicesdrasticallyDelayincreasesquadraticallywith#ofsections;prohibitiveforlargecombinationoftreeandpasstransistor?DigitalIntegrated 靈敏tp

C

makeVasasIdea:UseSense

?DigitalIntegrated 差分MMMMyMMM?DigitalIntegrated 差分WLSRAMcellxSenseyMMxMMMxySRAMsensing

twostagedifferential?DigitalIntegrated Onceadequatevoltagegapcreated,senseampenabledwithPositivefeedback ?DigitalIntegrated

-112xHowtomakeagood?DigitalIntegrated OpenbitlinearchitecturewithdummycellsLLLLLVR0R1L…SC…SDummy ?DigitalIntegrated DRAMReadProcesswithDummy 0 treading21

treading0 t?DigitalIntegrated

control

可靠?DigitalIntegrated

Yieldcurvesatdifferentstagesofprocess(from?DigitalIntegrated

:Column Column?Di